AArch64 cpu core information table
Table shows some information about cpu cores designed by Arm company (as they provide TRM documentation).
AArch32 support explained
AArch32 support column can be hard to understand so let me list used values and try to provide some descriptions.
value name | description |
---|---|
EL0-EL3 | AArch32 support on all exception levels |
EL0-EL2 | AArch32 support on all exception levels except L3 (X-Gene 1/2) |
EL0-EL2/3 | some cpu core revisions lack EL3 (X-Gene 1/2/3) |
NO/EL0-EL3 | support level depends on cpu core revision (Cortex-A510) |
EL0-EL3? | AArch32 support on all exception levels but needs to be confirmed (usually cores based on Arm Cortex-A designs) |
EL0 | AArch32 support only in userspace |
NO | AArch32 is not supported at all |
(empty field) | AArch32 support needs to be checked with documentation |
You need AArch32 support at EL1 to run 32-bit KVM guest.
Author info
Table is maintained by Marcin Juszkiewicz — AArch64/Arm developer working at Red Hat as Linaro assignee.
How to help
Sources used to generate table are available in git repository at github. Patches are always welcomed.
Build info
Table generated on 13 March 2023 18:28 UTC.
CPU core name | architecture level | AArch32 support | physical memory address size (bits) | virtual memory address size (bits) | supported page sizes | SVE vector length |
---|---|---|---|---|---|---|
Cortex-A53 | v8.0 | EL0-EL3 | 40 | 4k, 64k | ||
Cortex-A35 | v8.0 | EL0-EL3 | 40 | 4k, 16k, 64k | ||
Cortex-A55 | v8.2 | EL0-EL3 | 40 | 4k, 16k, 64k | ||
Cortex-A65 | v8.2 | NO | 44 | 4k, 16k, 64k | ||
Cortex-A57 | v8.0 | EL0-EL3 | 44 | 4k, 64k | ||
Cortex-A72 | v8.0 | EL0-EL3 | 44 | 4k, 64k | ||
Cortex-A73 | v8.0 | EL0-EL3 | 40 | 4k, 16k, 64k | ||
Cortex-A75 | v8.2 | EL0-EL3 | 44 | 4k, 16k, 64k | ||
Cortex-A76 | v8.2 | EL0 | 40 | 48 | 4k, 16k, 64k | |
Neoverse-N1 | v8.2 | EL0 | 48 | 48 | 4k, 16k, 64k | |
Cortex-A77 | v8.2 | EL0 | 40 | 4k, 16k, 64k | ||
Cortex-A76AE | v8.2 | EL0 | 40 | 4k, 16k, 64k | ||
Neoverse-V1 | v8.4 | EL0 | 48 | 48 | 4k, 16k, 64k | 256 |
Cortex-A78 | v8.2 | EL0 | 40 | 4k, 16k, 64k | ||
Cortex-A78AE | v8.2 | EL0 | 48 | 4k, 16k, 64k | ||
Cortex-A65AE | v8.2 | NO | 44 | 4k, 16k, 64k | ||
Cortex-X1 | v8.2 | EL0 | 40 | 4k, 16k, 64k | ||
Cortex-A510 | v9.0 | NO/EL0 | 40 | 48 | 4k, 16k, 64k | 128 |
Cortex-A710 | v9.0 | EL0 | 40 | 48 | 4k, 16k, 64k | 128 |
Cortex-X2 | v9.0 | NO | 40 | 48 | 4k, 16k, 64k | 128 |
Neoverse-N2 | v9.0 | EL0 | 48 | 48 | 4k, 16k, 64k | 128 |
Neoverse-E1 | v8.2 | NO | 44 | 48 | 4k, 16k, 64k | |
Cortex-A78C | v8.2 | EL0 | 40 | 48 | 4k, 16k, 64k | |
Cortex-X1C | v8.2 | EL0 | 40 | 4k, 16k, 64k | ||
Cortex-A715 | v9.0 | NO | 40 | 48 | 4k, 16k, 64k | 128 |
Cortex-X3 | v9.0 | NO | 40 | 48 | 4k, 16k, 64k | 128 |
Neoverse-V2 | v9.0 | NO | 48 | 48 | 4k, 16k, 64k | 128 |
from Hacker News https://ift.tt/8HWuA2Y
No comments:
Post a Comment
Note: Only a member of this blog may post a comment.